Regviz

Silicon Labs /MGM240PA32VNN /RAC_S /FENOTCH1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FENOTCH1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1024IM40/RAC_NS/FENOTCH1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (disable)FENOTCHENVDDSW 0 (disable)FENOTCHRCCALEN 0FENOTCHRCCALCOUNTER 0FENOTCHRCCALOSC 0 (FENOTCHRCCALOUT)FENOTCHRCCALOUT

FENOTCHRCCALEN=disable, FENOTCHENVDDSW=disable

Description

No Description

Fields

FENOTCHENVDDSW

FENOTCHENVDDSW

0 (disable): undefined

1 (enable): undefined
FENOTCHRCCALEN

FENOTCHRCCALEN

0 (disable): undefined

1 (enable): undefined
FENOTCHRCCALCOUNTER

FENOTCHRCCALCOUNTER
FENOTCHRCCALOSC

FENOTCHRCCALOSC
FENOTCHRCCALOUT

FENOTCHRCCALOUT

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data